

MK1040VP LDMOS TRANSISTOR


Document Number: MK1040VP
Preliminary Datasheet V1.0

400W, 50V High Power RF LDMOS FETs

Description

The MK1040VP is a 400-watt, high performance, internally matched LDMOS FET, designed for wide-band commercial and industrial applications with frequencies 0.5 to 1GHz.

It is featured for high power and high ruggedness, suitable for Industrial, Scientific and Medical application, as well as UHF TV and Aerospace applications.



- Typical performance(on 0.5-1GHz wideband test board with device soldered)

Signal: pulse CW, pulse width:100us, duty cycle:10%,Vgs=2.99V,Vds=50V,Idq=120mA

Freq(MHz)	Pin(dBm)	Psat(dBm)	Psat(W)	IDS(A)	Gain(dB)	η (%)
500	43.2	57.4	550	2.36	14.2	47%
600	41.2	57.8	603	1.89	16.6	64%
700	41.7	56.5	447	1.58	14.8	57%
800	40.7	56.1	407	1.89	15.4	43%
900	40.8	56.7	468	2.067	15.9	45%
1000	40.5	56	400	1.44	15.5	56%

- Typical performance(on 915MHz narrow band test board with device soldered)

Vgs=2.97V,Vds=50V, Idq=100mA Frequency 915MHz

Signal	Pin(dBm)	Psat(dBm)	Psat(W)	IDS(A)	Gain(dB)	η (%)
10% 100us	39.5	57.3	537	1.8	17.8	60%
20% 100us	40.1	57.4	550	1.89	17.3	58.5%
20% 1ms	40.1	57	500	3.55	16.9	56.5%

Features

- High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- Excellent thermal stability, low HCI drift
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Pb-free, RoHS-compliant

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain--Source Voltage	V_{DS}	+125	Vdc
Gate--Source Voltage	V_{GS}	-10 to +10	Vdc
Operating Voltage	V_{DD}	+55	Vdc
Storage Temperature Range	T_{stg}	-65 to +150	°C
Case Operating Temperature	T_c	+150	°C
Operating Junction Temperature	T_j	+225	°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
----------------	--------	-------	------

MK1040VP LDMOS TRANSISTOR

Document Number: MK1040VP
Preliminary Datasheet V1.0

Thermal Resistance, Junction to Case $T_C=85^{\circ}\text{C}$, $T_J=200^{\circ}\text{C}$, DC test	$R_{\theta JC}$	0.35	$^{\circ}\text{C/W}$
--	-----------------	------	----------------------

Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22--A114)	Class 2

Table 4. Electrical Characteristics ($T_A = 25^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

DC Characteristics (per half section)

Drain-Source Voltage $V_{GS}=0$, $I_{DS}=1.0\text{mA}$	$V_{(BR)DSS}$		125		V
Zero Gate Voltage Drain Leakage Current ($V_{DS} = 50\text{V}$, $V_{GS} = 0\text{V}$)	I_{DSS}	—	—	1	μA
Zero Gate Voltage Drain Leakage Current ($V_{DS} = 50\text{V}$, $V_{GS} = 0\text{V}$)	I_{DSS}	—	—	1	μA
Gate--Source Leakage Current ($V_{GS} = 10\text{V}$, $V_{DS} = 0\text{V}$)	I_{GSS}	—	—	1	μA
Gate Threshold Voltage ($V_{DS} = 50\text{V}$, $I_D = 600\ \mu\text{A}$)	$V_{GS(th)}$	—	2.65	—	V
Gate Quiescent Voltage ($V_{DD} = 50\text{V}$, $I_D = 100\text{mA}$, Measured in Functional Test)	$V_{GS(Q)}$	—	3.25	—	V

Load Mismatch (In Innogration Test Fixture, 50 ohm system): $V_{DD} = 50\text{Vdc}$, $I_{DQ} = 100\text{mA}$, $f = 915\text{MHz}$, pulse width:100us, duty cycle:20%


VSWR 10:1, at 500W Pulsed CW Output Power	No Device Degradation
---	-----------------------

MK1040VP LDMOS TRANSISTOR

Document Number: MK1040VP
Preliminary Datasheet V1.0

Package Outline

Flanged ceramic package; 2 mounting holes; 4 leads



UNIT	A	b	c	D	D ₁	e	E	E ₁	F	H	H ₁	L	p	Q	q	U ₁	U ₂	W ₁	W ₂
mm	4.72	3.94	0.15	20.02	19.96	8.89	9.50	9.53	1.14	19.94	12.83	5.33	3.38	1.70	27.94	34.16	9.91	0.25	0.51
	3.43	3.68	0.08	19.61	19.66		9.30	9.25	0.89	18.92	12.57	4.32	3.12	1.45		33.91	9.65		
inches	0.186	0.155	0.006	0.788	0.786	0.35	0.374	0.375	0.045	0.785	0.505	0.210	0.133	0.067	1.100	1.345	0.390	0.01	0.02
	0.135	0.145	0.003	0.772	0.774		0.366	0.364	0.035	0.745	0.495	0.170	0.123	0.057		1.335	0.380		

OUTLINE VERSION	REFERENCE			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
PKG-B4E					03/12/2013

MK1040VP LDMOS TRANSISTOR

Document Number: MK1040VP
Preliminary Datasheet V1.0

Revision history

Table 5. Document revision history

Date	Revision	Datasheet Status
2017/6/27	Rev 1.0	Preliminary Datasheet Creation

Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors
Copyright © by Innogration (Suzhou) Co.,Ltd.